

Frequency Agile Wideband Phase Lock Loops for RF-FPGAs

**Monte Mar, Jeremy Popp, Bert Sullam,
Xiaoyin Yao**

Solid-State Electronics Development
Boeing Research and Technology
The Boeing Company
Email: (monte.f.mar@boeing.com)

Seattle, Washington, USA, 98124

James Crawford

Independent Consultant
AM1 LLC
Email: (xo@am1.us)

San Diego, California, USA

Abstract: This project develops PLL macros that use novel digital architectures to achieve a user configurable optimum balance between phase noise, frequency resolution, frequency switching time, and power consumption. The PLL macros are implemented in SiGe BiCMOS to take advantage of the good phase noise and power consumption attributes. The digital nature of the implementation facilitates easy porting to more aggressively scaled processes.

Keywords: Phase Lock Loop; Frequency Lock Loop; Frequency Hopping; Phase Noise; Voltage-Controlled Oscillator.

Introduction

In the IC industry, programmable mixed-signal circuits have shown that this approach can be extended beyond the digital realm [1]. On these types of devices, engineering change orders can be executed very late in the design cycle. In-field updates to add new capabilities can be delivered in software. Boeing's work under the RF-FPGA effort of DARPA's ART program seeks to bring these same advantages to the RF world. For DoD applications, this is very relevant to provide fast reaction time to evolving battlefield threats with digital FPGA-like RF system reconfiguration.

When creating a configurable block, the major challenges are to balance performance with flexibility. Elegance is achieved through simplicity and clarity in the interface design to the block or through abstraction of complex command sequences to simple programming options. The end goal of an RF-FPGA is not to have the most technologically advanced collection of blocks, but to have a coherent system that has a useful programming interface. The key to FPGA-like systems is the abstraction of function to programmability, initially allowing existing functions to be implemented, but also enabling performance that was not anticipated in the original design. Frequency synthesis is a critical system design element that can often be overlooked. The LNA, mixers, amplifiers, and

filters all provide complex design challenges for trade-offs in power, noise, speed, and area. But a poor frequency source easily degrades system performance in spite of excellent innovation in programmability of the other elements. It is noted that most of the design of the other elements typically proceeds with the assumption of a perfect frequency source. To achieve a successful RF-FPGA implementation, a programmable, high-performance, agile frequency synthesis capability is required.

In order to enable this technology Boeing is developing a PLL toolkit that has two Phase Locked Loops (PLLs), one for fast frequency switching and one with fine frequency resolution. This partitioning of PLL functions into two implementations allows excellent phase noise performance to be achieved at low power consumption while maintaining needed reconfigurability for RF-FPGA platforms. The PLLs can be used in conjunction to cover an operating range of 800MHz to 6.2GHz, provide for 5uS frequency switching speeds with excellent phase noise performance and very low (-90dBc) output spurious frequency content. Accurate Verilog-AMS behavioral models are also part of the tool kit. This enables designers to evaluate various frequency synthesis options while enabling supporting accurate full system simulation.

Target Performance Space

A key component in the design of programmable systems is the definition of a target application space. A narrowed space may allow highly effective architecture optimizations that greatly increase flexibility without compromising performance. This is particularly true in the RF and mixed-signal spaces. One common method for adding programmability is to add switches. However, clever partitioning and definition of granularity into functional blocks minimizes some of the need for high performance switches.

Report Documentation Page			Form Approved OMB No. 0704-0188		
<p>Public reporting burden for the collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to a penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.</p>					
1. REPORT DATE MAR 2013	2. REPORT TYPE N/A	3. DATES COVERED -			
4. TITLE AND SUBTITLE Frequency Agile Wideband Phase Lock Loops for RF-FPGAs			5a. CONTRACT NUMBER		
			5b. GRANT NUMBER		
			5c. PROGRAM ELEMENT NUMBER		
6. AUTHOR(S)			5d. PROJECT NUMBER		
			5e. TASK NUMBER		
			5f. WORK UNIT NUMBER		
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Solid-State Electronics Development Boeing Research and Technology The Boeing Compan Seattle, Washington, USA, 98124			8. PERFORMING ORGANIZATION REPORT NUMBER		
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)			10. SPONSOR/MONITOR'S ACRONYM(S)		
			11. SPONSOR/MONITOR'S REPORT NUMBER(S)		
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release, distribution unlimited					
13. SUPPLEMENTARY NOTES See also ADB387878. GOMACTech -13 Government Microcircuit Applications and Critical Technology Conference (38th) on Microelectronics for Net-Enabled and Cyber Transformational Technologies. Held in Las Vegas, Nevada on 11-14 March 2013					
14. ABSTRACT This project develops PLL macros that use novel digital architectures to achieve a user configurable optimum balance between phase noise, frequency resolution, frequency switching time, and power consumption. The PLL macros are implemented in SiGe BiCMOS to take advantage of the good phase noise and power consumption attributes. The digital nature of the implementation facilitates easy porting to more aggressively scaled processes.					
15. SUBJECT TERMS					
16. SECURITY CLASSIFICATION OF: a. REPORT b. ABSTRACT c. THIS PAGE unclassified unclassified unclassified			17. LIMITATION OF ABSTRACT SAR	18. NUMBER OF PAGES 4	19a. NAME OF RESPONSIBLE PERSON

Column1	Borremans [9]	Tasca [10]	TI lmx2541	Willingham [3]	Lanka [6]	Boeing	Boeing2
Architecture	Delta-Sigma	Delta-Sigma	Multi-Modulus	Multi-Modulus	Injection Locking	SPLL	FLPLL
VCO Out Freq (GHz)	5.0-12.0	2.9 - 4.0	3.48 - 4.0	2.4	3.43-4.49	2.0 - 6.2	2.0 - 6.2
RMS Jitter (fs)	560	400	160	?	?	267	267
Spur (dB)	-48	-42	?	-77	-31	-90	-90
PNoise at 20MHz (dBc/Hz)	-145	-139	-154	~ -140	?	-150	-150
Power (mw)	30	4.5	170	41	14	25	25
Area (sq mm)	0.28	0.22	full chip	3.5	0.27	0.2	0.22
Settling Time (Φ s)	>50?	>50?	>50?	5	0.003	2	35
	worst				best		

Table 1 Comparison of Target Applications and Metrics

High programmability does not necessarily imply agility. Agile in this sense is the ability to respond quickly to frequency inputs and also the ability to quickly reconfigure to handle other cases. In the RF-FPGA project, reconfiguration is expected to occur in less than 1us.

Frequency synthesis is one area of an RF-FPGA that is mostly stand-alone in the sense that the blocks are isolated and the outputs feed the other components. The application space is then governed by fixed specifications rather than by application specific requirements. To enable a fair comparison, PLLs are selected from four various standards listed in the literature and from a commercial offering. Within Boeing, classified applications have also been considered and targeted. The basic applications are software defined radios (SDRs) (Borremans [9]), newer standards requiring low integrated phase noise (WiMAX, LTE) (Tasca [10]), HomeRF SWAP networking protocol (Willingham [3]), and WiMedia for UWB (Lanka [6]). Note that WiMAX, LTE, and WiMedia examples are research efforts reporting good performance to the date of publication. The PLLatinum TI lmx2541 is also chosen for comparison. Table 1 shows the metrics. A color coding scheme is used to show worst-case in red and best-case in green. Overall, the two proposed Boeing PLLs will provide near best-in-class performance for a wide range of applications.

The issue of phase coherency can be addressed with the tool kit. Phase coherency is essentially the ability change from one frequency to another and then back with the phase being the same as if no switching had ever occurred. By using various combinations of PLLs, phase coherency can be achieved. Future work will explore ways of achieving coherency through various algorithmic techniques in ultra-low spurious fractional-N synthesis.

PLL Tool-Kit Solution

The net result of the Boeing project is to create a tool-kit for implementing various RF-FPGA solutions. The main

contents of the tool-kit are a Fine-Frequency (FF) PLL and a Fast-Switching (FS) PLL. In addition, accurate behavioral models will be provided to allow prototyping of the design.

FF-PLL The Fine-Frequency (FF) PLL consists of a fractional-N PLL loop with spur compensation combined with a separate path for adding or subtracting a relatively low frequency input (typically 20-100 MHz). Performing this frequency combining function with negligible phase degradation using traditional mixers and filters would otherwise be extremely difficult if not impractical. A block diagram of the PLL is shown in Figure 1. Digital blocks that can be synthesized are shaded.




Figure 1 FF PLL Block Diagram

The FF-PLL will have a 10 Hz step size for frequency resolution. This input can be phase-modulated causing the modulation to be imposed on the FF-PLL output. In addition, a low frequency input tone can be summed to cancel the close in phase noise in a dual conversion receiver. Output dividers are provided to support frequency outputs lower than the VCO span.

FS-PLL The Fast-Switching (FS) PLL consists of a phase and frequency locked loop. The frequency locking behavior of the loop provides high frequency (> 1GHz) frequency generation and filtering and high-speed multi-frequency switching capabilities. Applications include creating high-speed low time-jitter clocks for ADCs and DACs, and creation of LOs. A block diagram of the FS-PLL is shown in Figure 2. Again, digital blocks are shaded.




Figure 2 Block Diagram of the FS PLL

Unlike most PLLs, the FS-PLL can filter out a single tone from any number of unwanted tones, effectively creating a narrow, yet agile, phase-domain filter. The loop is a true PLL, combining phase and frequency detection to support true phase locking.

Both PLLs use a common VCO, and basic target specifications are shown in Table 2. The Frequency Switching and Phase Settling times are given for the FS-PLL.

Metric	Stage 1		Stage 2		Units
	Min	Max	Min	Max	
Input Frequency Span	2	4.8	1	6	GHz
Output Frequency Span	2	4.8	1	6	GHz
Frequency Switching Time			25		μ s
Phase Settling Time			40		μ s
Residual Phase Noise				0.20 0.40	RMS
$1 \text{ GHz} \leq f \leq 3 \text{ GHz}$					
$3 \text{ GHz} \leq f \leq 6 \text{ GHz}$					
Output Spurious		-70		-90	dBc
Output Phase Noise Floor		-120		-160	dBc/Hz
Current Consumption		30		25	mA
Closed Loop Bandwidth Reconfigurability	0.1	4	0.1	5	MHz

Table 2 Target PLL Specifications

The flexibility and programmability for the tool-kit is part of the integration process. Two or more PLLs can be combined to create an RF-FPGA synthesis capability. Designers have the flexibility of defining the programming interface in two areas: combined PLL performance and signal routing.

Block-Level Programming Each PLL has individual programmable features governing frequency of operation through input frequency selection or divider value. The VCOs can be digitally calibrated. The FF-PLL can be programmed to be either a frequency summing PLL or a stand-alone fractional-N PLL. PLL bandwidth can be individually set or allowed to be adjusted automatically depending on other programming values. The FS-PLL can be programmed for frequency hopping and for PLL bandwidth.

While the block-level programming interfaces are fixed, the individual blocks can be flexibly defined with standard digital logic (perhaps an FPGA) to provide a custom configuration by the designer. One illustration of designer defined flexibility is in the area of frequency hopping. The interface could be set up in a way that allows a single write or even bit to control frequency

hopping and a frequency hopped to. This is a key RF-FPGA toolkit benefit – as components are combined, there is flexibility in adding layers of control to automate some features or make other features have encoding for fast single command execution.




Figure 3 Illustration of a designer created programming interface

A second layer of programmability under designer control is the routing of the output signals from the block. Signals can be gated or routed using switches or muxes. The configuration and programming of this routing is up to the designer, providing maximum flexibility. A case might be where more than two PLLs are included in an RF-FPGA. Output signals might be selected or enabled depending on the current RF-FPGA function. A conceptual example showing both types of configuration are shown in Figure 3.

Behavioral Models System behavioral modeling allows designers to accurately characterize various aspects of a design prior to full implementation. This is achieved by focusing on the important second-order effects when creating the behavioral models.

In the only commercial highly programmable mixed-signal offering [1] [2], it is clear that the people closest to the applications (and not the circuit designers) often have the best insight into what makes a good programmable architecture work. In contrast, it was also true that circuit designers provided some very innovative features that system designers would highly exploit. Architecture evaluation is important and that evaluation needs to be brought into the hands of system designers. System behavioral models are one way of doing this.

Techniques for developing fast and accurate behavioral models are well known [2] [11] [13]. The basic algorithms can be implemented in many languages. Highly accurate models with simulation speed-ups over in SPICE in the 1,000X range are easily possible. Verilog-AMS is chosen in this project. Programmable models are being developed

in the Verilog-AMS language. These models are an essential part of the PLL tool-kit.

Design Portability The current design is being implemented in the IBM 8HP SiGe process. However, most of the PLLs are digital in nature. Digital synthesis is being pursued. Fine line processes such as the 32nm IBM SOI node would allow for higher frequencies and more compact implementation. From an IC and integration point of view, a programmable and portable solution is highly attractive. It is becoming clearer that in aggressively scaled processes, the use of heavily digital, digitally assisted analog solutions is an effective solution for RF-FPGA architectures.

Design Space Illustration

The value of a programmable solution can be judged with several metrics. Perhaps the most powerful is hindsight when a totally unanticipated solution is made possible through software configuration of the underlying hardware. For the RF-FPGA project, a more realistic metric is the breadth of space covered by a solution. When visualizing this space, it becomes possible to realize which existing solutions could be covered and to dream of new solutions.

The behavioral models were combined to begin looking at a space of phase noise vs. frequency of operation vs. lock time. The inverse of lock time is an indicator of frequency hopping speed. A plot of one such visualization is shown in Figure 4.




Figure 4 Trade space for Phase Noise, Frequency Output, and Settling Time

Conclusion

This DARPA RF-FPGA effort is currently in its first year. The Boeing project is working on a yearly timeline of producing Stage 1 and Stage 2 results in August of 2013 and August of 2014. The PLL tool-kit approach provides an extremely portable, agile, and flexible approach that supports state-of-the-art performance for phase noise, power, frequency resolution, and switching time combined with the ability for system designers to innovate and rapidly access system performance to decouple chip design from system implementation of RF systems.

Acknowledgements

The authors acknowledge the funding received from DARPA for the RF-FPGA effort (contract HR0011-12-C-0049). The views expressed are those of the authors and do not reflect the official policy or position of the Department of Defense or the U.S. Government.

DARPA Distribution Statement "A" (Approved for Public Release, Distribution Unlimited)

References

1. M. Mar, B. Sullam, and E. Blom, "An Architecture for a Configurable Mixed-Signal Device", IEEE JSSC, Vol. 38, No. 3, 2003, pp. 565-568.
2. M. Mar and B. Sullam, "Modeling and Verification of a Programmable Mixed-Signal Device Using Verilog", Proc. of ISCAS, 2003.
3. S. Willingham, et. al., "An Integrated 2.5GHz $\Sigma\Delta$ Frequency Synthesizer with 5us Settling and 2Mb/s Closed Loop Modulation", Proc. of ISSCC, 2000.
4. N. Christoffers, et. al., "High Loop-Filter-Order $\Sigma\Delta$ -Fractional-N Synthesizers for Use in Frequency-Hopping-Spread-Spectrum Communication Systems", Proc. of ISCAS, 2003.
5. D. Leenaerts, et. al., "A SiGe BiCMOS 1ns Fast Hopping Frequency Synthesizer for UWB Radio", Proc. of ISSCC, 2005, pp. 202-203.
6. N. R. Lanka, et. al., "Frequency-Hopped Quadrature Frequency Synthesizer in 0.13-um Technology", IEEE JSSC, Vol. 46, No. 9, Sept. 2011, pp. 2021-2032.
7. S. Dal Toso, et. al., "UWB Fast-Hopping Frequency Generation Based on Sub-Harmonic Injection Locking", IEEE JSSC, Dec. 2008, pp. 2844-2852.
8. V. Kratyuk, et. al., "A Digital PLL With a Stochastic Time-to-Digital Converter", IEEE Trans. CAS-I, Vol. 56, No. 8, Aug. 2009, pp. 1216-1621.
9. J. Borremans, et. al., "A 86 MHz-12 GHz Digital-Intensive PLL for Software-Defined Radios, Using a 6 fJ/Step TDC in 40 nm Digital CMOS", IEEE JSSC, Vol. 45, No. 10, Oct. 2010, pp. 2116-2129.
10. D. Tasca, et. al., "A 2.9-4.0-GHz Fractional-N Digital PLL With Bang-Bang Phase Detector and 560-fs(rms) Integrated Jitter at 4.5-mW Power", IEEE JSSC, Vol. 46, No. 12, Dec. 2011, pp. 2745-2758.
11. J. Popp, Y. Wei, et. al., "High-Speed SerDes Design and Verification using an EDA-based Silicon-Accurate Behavioral Modeling and Simulation Methodology", DesignCon 2009.
12. J. Popp, B. Kormanyos, et. al., "Design of Millimeter-Wave Mixed Signal Circuits in 45nm SOI CMOS", IEEE SOI Conference, 2010.
13. J. Chen, M. Henrie, M. Mar, M. Nizic, Mixed-Signal Methodology Guide, Cadence Design Systems, 2012.